SEMICONDUCTOR INTEGRATED CIRCUIT DEVICE

Veröffentlichungsnr. (Sek.)

JP58159346

Veröffentlichungsdatum:

1983-09-21

Erfinder:

TOMURO YASUTA

Anmelder:

MITSUBISHI DENKI KK

Veröffentlichungsnummer:

☐ <u>JP58159346</u>

Aktenzeichen:

(EPIDOS-INPADOC-normiert)

JP19820043311 19820317

Prioritätsaktenzeichen:

(EPIDOS-INPADOC-normiert)

Klassifikationssymbol (IPC):

H01L21/74; H01L27/06; H01L29/72

Klassifikationssymbol (EC):

Korrespondierende Patentschriften

Bibliographische Daten

PURPOSE:To obtain stabilized superior characteristics of a large integrated circuit, particularly an analog/digital hybrid semiconductor device by a method wherein two transistors having different characteristics are realized on the same silicon substrate.

CONSTITUTION: A second N type collector buried layer 31 is diffused above a first N type collector buried layer 18 in a superimposed relation and the impurity density is selected to be higher as compared with that of an N type epitaxial layer 17, so that values of resistors 51, 52, 53 become small and a transistor 30 in a digital circuit section is completely clamped with a Schottky diode. A second P type base diffusion layer 32 is diffused into the same part as a first base diffusion layer 15 with both impurity density and diffusion depth of the layer 32 being selected greater than those of the layer 15. This permits the transistor 30 in the digital circuit section to have a small value of hFE. At this time, both diffusion layers 31 and 32 are present not in an analog section 20 but in the digital section 30 only, whereby characteristics of the transistor in the digital section can be improved without imparing characteristics of the transistor such as voltage resistance, hFE, etc.

Daten aus der esp@cenet Datenbank - - 12